12-20 July 2017
Asia/Seoul timezone
Home > Timetable > Session details > Contribution details


BEXCO - Room F(201/202/203/204)

[NU023] KM3NeT Front-end electronics upgrade: CLBv3 and PBv3


  • Diego REAL MAÑEZ

Primary authors



High efficiency, high reliability and low power consumption are the main drivers for the design of the front-end electronics of the KM3NeT neutrino telescope. The so-called Phase II of the KM3NeT project, to be started after the completion of the ongoing Phase I, is currently under design. It presents an opportunity to enhance the performance of the front-end electronics. The present article describes the main modifications to be implemented in the KM3Net Phase II front-end electronics boards, the Central Logic Board and the Power Board. These modifications will result in higher efficiency and reliability, lower power consumption and lower price.